A Virtual Machine Approach for High-level FPGA Programming

• High-level FPGA programming • Objectives: • enhance the programmability of FPGAs • allow quick prototyping • simulation and acceleration of applications • A virtual machine approach: • **O2B** (*OCaml on board*) https://github.com/jserot/O2B • Macle (*ML accelerator*) https://github.com/lsylvestre/macle • **OCaml:** A high-level programming language (functional, imperative, modular, object-oriented) let main() = print_int (f 80); let x = 1000 and y = 12000000 in let t_c = chrono gcd_c x y in let t_rtl = chrono gcd x y in **let** t_par = let src = Array.create (128*10) x in let dst = Array.create (128*10) x in chrono (map_gcd_by_100 y) src dst in print_int (t_c / t_rtl); print_int (t_c / t_par); try print_int (nth 42 [1;2;3;4]) with Failure s -> print_string s ;; main() ;;


6 Preliminary evaluation

- on a small FPGA: 50K logic cells and 1,6 Kbits of on-chip memory with a clock frequency of 50 MHz
- •t_c / t_rtl: hardware acceleration of the function gcd versus a C version running on the softcore provides a \times **30 speedup**. Speedups depend on the nature of the computations. They can be higher than 30.
- •t_rtl / t_par: hardware acceleration of map_gcd_by_100 (using a parallel skeletons) provides an extra speedup of almost 100.
- •t_c / t_par: resulting speedup of almost 3000.


¹LIP6, CNRS, Sorbonne Université

²Université Clermont Auvergne, CNRS, SIGMA, Institut Pascal


3 Macle : a compiler for a subset of OCaml targeting the register transfer level



```
circuit f x =
a + b
```



reduce the overhead of accessing the memory bus.



Loïc Sylvestre¹ Jocelyn Sérot² Emmanuel Chailloux¹

```
signal result : out signed(30 downto 0));
```